

EAST - [default1.wsp:1]

File View Edit Tools Window Help

L1: (2) ("4859619") or ("5254489")
L2: (63) "5254489"
Failed
Saved
Favorites
Tagged (3)
UDC
Queue

DBs: USPAT
Default operator: OR
Plures
Highlight all hit terms initially

RSI ISIR Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6436771 B1	20020820	9	Method of forming a semiconductor device with	438/275	257/E21.625; 438/216;	
2	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6300197 B1	20011009	15	Method of fabricating semiconductor device	438/258	257/314; 257/315;	
3	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6225167 B1	20010501	13	Method of generating multiple oxide thicknesses	438/275	257/E21.267; 257/E21.285;	

Start Speaking Inbox - M... Regular... 11006312. 11006312. EAST 3:22 PM

REST AVAILABLE COPY



L1: (247) (438/439).CCLS.
 L2: (261) (438/439).CCLS.
 L3: (0) 2 and SC1
 L4: (4) 2 and rca

Failed

Saved

Favorites

Tagged (3)

RNC

DBs: USPAT

Highlight all hit terms initially

OR1... ISR... Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6268266 B1	20010731	12	Method for forming enhanced FOX region of low voltage	438/439	257/E21.552; 438/439; 257/E21.556;	
2	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5877073 A	19990302	7	Modified poly-buffered locos forming technology avoiding	438/585	257/E21.552; 438/439;	
3	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 5502009 A	19960326	10	Method for fabricating gate oxide layers of different	438/275	257/E21.625; 438/276;	



09/803434
 09/996570

REST AVAIL API E COPY

April 16, 2003
A.M

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



- Drafts
 - BRS:
- Pending
- Active
 - L1: (5) megasonic adj scrub\$
- Failed
- Saved
- Favorites


DBs: USPAT USPGPUB EPO JPO DERWENT
 Default operator: OR

Plurals
 Highlight all hit terms initially

megasonic adj scrub\$

BRS I. 160R Image Text HTML

U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	US 5888124 A	19990330	8	Apparatus for polishing and cleaning a wafer	451/67	134/184; 451/288	
2	<input type="checkbox"/>	US 5779520 A	19980714	13	Method and apparatus of polishing wafer	451/41	257/E21.244; 451/285;	
3	<input type="checkbox"/>	US 5601655 A	19970211	13	Method of cleaning substrates	134/1	134/1, 3; 134/15;	
4	<input type="checkbox"/>	US 4544446 A	19851001	12	VLSI chemical reactor	438/689	134/149; 134/33;	
5	<input type="checkbox"/>	JP 09321235 A	19971212	16	MANUFACTURE OF SEMICONDUCTOR STORAGE DEVICE			



Document	Pages	Printed	Missed	Copies
US006436771	9	9	0	1
US006225167	13	13	0	1
Total (2)	22	22	0	-

Summary

UserID: Amait_job_1_of_1
Printer: cp4_5c05_gbtifpr

EAST

for

HPS Trailer Pag



US006207509B1

(12) **United States Patent**
Inoue

(10) Patent No.: **US 6,207,509 B1**
(45) Date of Patent: **Mar. 27, 2001**

(54) **METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE**

(75) Inventor: **Tatsuro Inoue, Tokyo (JP)**

(73) Assignee: **NEC Corporation, Tokyo (JP)**

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **09/357,298**

(22) Filed: **Jul. 20, 1999**

(30) **Foreign Application Priority Data**

Jul. 21, 1998 (JP) 10-204841

(51) Int. Cl.⁷ **H01L 21/8234**

(52) U.S. Cl. **438/275; 428/257; 428/263**

(58) Field of Search **438/275, 263, 438/264, 257, 258, 261, 298, 541, 542**

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,254,489 * 10/1993 Nakata 438/241

5,466,622 * 11/1995 Cappelletti 438/287
5,553,017 * 9/1996 Ghezzi et al. 257/314
5,668,035 * 9/1997 Fang et al. 438/239

* cited by examiner

Primary Examiner—David Nelms


Assistant Examiner—Dung Anh Le

(74) Attorney, Agent, or Firm—Young & Thompson

(57) **ABSTRACT**

In a method of manufacturing a semiconductor device, a first sacrifice oxide film is formed on a substrate. Next, a second sacrifice oxide film is formed on the substrate by etching the first sacrifice oxide film to a predetermined depth in a first etching process. Herein, the second sacrifice oxide film is thinner than the first sacrifice oxide film. Subsequently, the second sacrifice oxide film is completely removed from a surface of the substrate in a second etching process so as to expose the surface of the substrate. Finally, an oxide film is formed on the exposed surface of the substrate.

15 Claims, 7 Drawing Sheets



AVAIL ABLE COPY

April 16, 2003
A.M

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



US005254489A

United States Patent [19]
Nakata

[11] Patent Number: **5,254,489**
[45] Date of Patent: **Oct. 19, 1993**

[54] **METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE BY FORMING FIRST AND SECOND OXIDE FILMS BY USE OF NITRIDATION**

[75] Inventor: **Hidetoshi Nakata, Tokyo, Japan**

[73] Assignee: **NEC Corporation, Tokyo, Japan**

[21] Appl. No.: **779,078**

[22] Filed: **Oct. 18, 1991**

[30] **Foreign Application Priority Data**

Oct. 18, 1990 [JP] Japan 2-280393
Nov. 30, 1990 [JP] Japan 2-340916

[51] Int. Cl. ⁵ **H01L 21/265**

[52] U.S. Cl. **437/40; 437/43; 148/DIG. 112; 148/DIG. 117**

[58] Field of Search **437/40, 41, 43, 241, 437/247, 979, 983; 148/DIG. 112, DIG. 114, DIG. 116, DIG. 117**

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,113,515 9/1978 Kooi et al. 148/DIG. 114
4,621,277 11/1986 Ito et al. 148/DIG. 112
4,651,406 3/1987 Shimizu et al. 437/43
4,971,923 11/1990 Nakanishi 437/69

FOREIGN PATENT DOCUMENTS :

62-256476 11/1987 Japan
8603621 6/1986 World Int. Prop. O. 148/DIG. 114

Primary Examiner—Brian E. Hearn


Assistant Examiner—C. Chaudhari

Attorney, Agent, or Firm—Sughrue, Mion, Zinn, Macpeak & Seas

[57] **ABSTRACT**

According to this invention, there is provided a method of manufacturing a semiconductor device. An element region and an element isolation region are formed on a semiconductor substrate of a first conductivity type. A first oxide film prospectively serving as a gate insulating film is formed in the element region. Thermal oxidization is performed after annealing is performed in nitrogen or ammonia atmosphere to nitridify an entire surface of the first oxide film. A predetermined region of a nitrified first oxide film is removed, and a second oxide film prospectively serving as a gate insulating film is formed in the predetermined region using the nitrified first oxide film as a mask. A gate electrode constituted by a polysilicon film is formed on each of the nitrified first oxide film and the second oxide film.

13 Claims, 9 Drawing Sheets



BEST AVAILABLE COPY

examiner can normally be reached on 8:30AM-5:00PM.
examiner should be directed to Amh D. Mai whose telephone number is (703) 305-0575. The
Any inquiry concerning this communication or earlier communications from the
Allowance.”
fee. Such submissions should be clearly labeled “Comments on Statement of Reasons for
payment of the issue fee and, to avoid processing delays, should preferably accompany the issue
Any comments considered necessary by applicant must be submitted no later than the
planning the trench fill and removing the mask layer after the second anneal.
including: performing the first anneal after filling the trench; performing the second anneal after
fails to teach a method for forming a trench type isolation film in a semiconductor device
3. The following is an examiner’s statement of reasons for allowance: prior art of record
2. Claims 1, 3-8, 10, 11 and 14-16 are allowed.

Allowable Subject Matter

pendings.
have been cancelled. Claims 1 and 3 have been amended. Claims 1, 3-8, 10, 11 and 14-16 are
1. Amendment filed March 26, 2003 has been entered as Paper No. 27. Claims 2, 12 and 13
Amendment

DETAILED ACTION

Art Unit: 2814

Application/Control Number: 09/316,029
Page 2